Regviz

Espressif Systems /ESP32-C3 /RTC_CNTL /ANA_CONF

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ANA_CONF

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-C3/RTC_CNTL/ANA_CONF#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RESET_POR_FORCE_PD)RESET_POR_FORCE_PD 0 (RESET_POR_FORCE_PU)RESET_POR_FORCE_PU 0 (GLITCH_RST_EN)GLITCH_RST_EN 0 (SAR_I2C_PU)SAR_I2C_PU 0 (PLLA_FORCE_PD)PLLA_FORCE_PD 0 (PLLA_FORCE_PU)PLLA_FORCE_PU 0 (BBPLL_CAL_SLP_START)BBPLL_CAL_SLP_START 0 (PVTMON_PU)PVTMON_PU 0 (TXRF_I2C_PU)TXRF_I2C_PU 0 (RFRX_PBUS_PU)RFRX_PBUS_PU 0 (CKGEN_I2C_PU)CKGEN_I2C_PU 0 (PLL_I2C_PU)PLL_I2C_PU

Description

rtc configure register

Fields

RESET_POR_FORCE_PD

force no bypass i2c power on reset
RESET_POR_FORCE_PU

force bypass i2c power on reset
GLITCH_RST_EN

enable glitch reset
SAR_I2C_PU

PLLA force power up
PLLA_FORCE_PD

PLLA force power down
PLLA_FORCE_PU

PLLA force power up
BBPLL_CAL_SLP_START

start BBPLL calibration during sleep
PVTMON_PU

1: PVTMON power up
TXRF_I2C_PU

1: TXRF_I2C power up
RFRX_PBUS_PU

1: RFRX_PBUS power up
CKGEN_I2C_PU

1: CKGEN_I2C power up
PLL_I2C_PU

power up pll i2c

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data